We have fabricated grain boundary Josephson junctions in a stacked geometry using a multilayer of YBa 2 Cu 3 O x ͑YBCO͒ and SrTiO 3 ͑STO͒ on a 24°STO bicrystal substrate. The fabrication process we developed enables us to test the properties of each layer separately. Both YBCO layers showed weak-link Josephson behavior after patterning into bridge structures that spanned the bicrystal boundary. This is evidence that the grain boundary propagates vertically through the multilayer. The junctions in both layers have similar properties to those observed in single-layer films grown on a bicrystal substrate.
Grain boundary Josephson junctions in high temperature superconducting ͑HTS͒ thin films grown on bicrystal substrates 1, 2 have been studied extensively for fundamental science and for many applications. Bicrystal junctions can probe HTS material properties such as the nature of weak links 3, 4 and grain boundary coupling, 5 penetration depth, and surface resistance. 6, 7 Our experiments allowed us to investigate the propagation of grain boundaries in a multilayer structure. This is an important material science issue itself because many practical devices require multilayer circuits consisting of crossovers, via connections, 8, 9 and stacked superconducting paths over bicrystal grain boundaries. Bicrystal Josephson junctions are promising in device applications such as superconducting quantum interference devices ͑SQUIDs͒ 10 and voltage standards. 11 Our stacked grain boundary structure could be used to make devices such as low inductance dc SQUIDs, phase-locked Josephson junctions, and possible three-terminal devices. These potential circuits are possible because the junctions are separated only by the thickness of the insulating film. Figure 1 is a representation of the wiring scheme of our multilayer test structure showing contacts made independent of each of the YBCO layers containing the desired grain boundary junctions. As in most HTS multilayer circuits, our test samples include crossovers and via connections that require low-angle edges to prevent unwanted grain boundary formation. 12 We have developed a technique for forming such shallow edges using a proximity exposure process suitable for our relatively thick multilayer films. A 2-m-thick positive photoresist layer is exposed in a contact mask aligner using a multistep procedure. The mask is aligned in contact, then backed off the photoresist by approximately 80 m and exposed. This results in a defocused image. After development, the photoresist pattern has low-angle edges of about 15°relative to the film surface. The underlying film is then etched by Ar ion milling, usually at normal incidence. The shallow edges in the photoresist pattern are reproduced in the film; they have a slight difference in angle due to the difference in the ion-milling rates of the photoresist and the film. The YBCO and STO films were grown by KrF pulsed laser deposition. The YBCO films were deposited at 760-775°C with 27 Pa ͑200 mTorr͒ of O 2 . The STO films were deposited at 740°C with 53 Pa ͑400 mTorr͒ of O 2 . The resistivity of the STO ranged from 2.8ϫ10 5 to 4.6 ϫ10 7 ⍀ cm on several test samples. Typical breakdown voltages ranged from 50 to 100 mV in films 180 nm thick. We fabricated our junction test sample on a 10 mm ϫ10 mm STO bicrystal with a misorientation angle of 24°. We first deposited a four-layer stack composed of 180 nm YBCO ͑Y1 in Fig. 1͒ , 180 nm STO ͑STO-1͒, 180 nm YBCO ͑Y2͒, and finally 60 nm STO ͑STO-2͒. The STO-2 layer served as a protecting cap for the layers below and as a seed layer for subsequent epitaxial films. 13 This four-layer film was patterned as described above to form seven isolated 60 mϫ100 m rectangles that cross the grain boundary in the substrate and that have low-angle edges. After the ion milling, the photoresist was removed by ultrasonic cleaning in acetone and by oxygen plasma ashing. Another layer of 180 nm of STO ͑STO-3, not shown in Fig. 1͒ , was deposited after a final cleaning by low voltage ion milling. This STO layer was used to insulate the exposed edges of Y1 and Y2 in the rectangular stacks. The Y2 layer was ion milled to isolate Y1 as indicated by the corner cutouts in the schematic of Fig.  1 . Openings were made through STO-3, STO-2, Y2, and STO-1 by ion milling at 45°through a low-angle resist mask. Next, after the removal of photoresist and cleaning of the chip, a third layer of 180 nm of YBCO and 60 nm of Au ͑Y3 in Fig. 1͒ was deposited and patterned to provide independent superconducting contacts to Y1 and Y2 in the stacks. On the four-layer stacks only the openings to Y1 and Y2 were covered by the Y3 layer after patterning by ion milling. After the photoresist was removed, the sample was patterned for the last time to form 4-and 8-m-wide microbridges across the grain boundary. At this stage of the process sharp edges are desired on the sides of the bridges so that the two layers have the same cross-sectional area and the junction thickness is approximately uniform across its width.
We will now discuss the results of electrical characterization of the junctions in the two different layers. 14 at higher temperatures, as seen in the 77 K data of Figs. 2͑a͒ and 2͑b͒. The normal resistances are approximately independent of temperature, and no excess current is apparent in the I -V curves. At low temperature their I -V characteristics deviated from the simple RSJ model curves, especially as seen in Fig. 2͑a͒ . This can be qualitatively explained in terms of junction width. The simple RSJ model only applies to pointlike junctions with a width WϽ4 J , where J ϭ(h/4e 0 J C t) 1/2 is the Josephson penetration depth 14 and t is roughly twice the London penetration depth L . Typical values for our YBCO films are L ϭ200 nm at 4.2 K and 380 nm at 77 K. We obtain the J of J1 to be 0.22 m at 4.5 K and 0.44 m at 77 K, and the J of J2 to be 0.47 m at 4.5 K and 1.11 m at 77 K. The widths ͑4 m͒ of J1 and J2 are less than or approximately equal to 4 J at 77 K, but much bigger than 4 J at 4 K. Therefore, we expect deviation from simple RSJ behavior at low temperature; this would be apparent in the microwave and magnetic field response of the junctions.
We observed hysteretic I -V characteristics in both J1 and J2 at 4.5 K. This results in part from the relatively large capacitance due to the STO substrate and the STO insulating films. 15 The expanded scale of Fig. 2͑c͒ shows the hysteretic behavior of J2 at 4.5 K. The return current I R is 1.89 mA and the I C is 2.12 mA. From the relation between I R /I C and the McCumber parameter ␤ C ϭ(4e/h)I C R N 2 C as shown in Ref. 16 , we obtain a value of ␤ C ϭ0.9 for J2 at 4.5 K. This in turn gives us the capacitance C of J2 of approximately 2 ϫ10 Ϫ13 F. This inferred capacitance is the parallel combination of the intrinsic capacitance of the junctions and the additional capacitance due to the leads and the STO layers. An accurate estimate of the lead capacitance requires electromagnetic analysis of the four-layer structure. This will be needed to extract an estimate for the relative dielectric constant of the STO and will be the subject of future work.
We observed clear self-resonant steps in the I -V characteristics for a wide temperature range from 4.5 to 60 K in some of the junctions in the Y2 layer. Figure 2͑d͒ shows the I -V characteristic at 4.5 K of one junction in the Y2 layer without external microwave radiation or applied magnetic field ͑although some trapped flux in the YBCO films may be present which would produce a small dc field͒. Hysteresis is evident, and we can see a series of current steps at voltages of 60, 120, 230, and 360 V. These steps are due to resonances in the circuit, with a fundamental frequency corresponding to the 120 V step. The 60 V step then corresponds to a 1/2 harmonic. From the Josephson relation f ϭ(2e/h) V, we obtain a fundamental frequency of 58 GHz. The current step heights vary with temperature, but their voltage positions and therefore the resonance frequencies remain unchanged from 4.5 to 60 K. The resonance frequencies are independent of the junction width; both 4-and 8-m-wide junctions show a similar structure in their I -V curves. The origin of the resonances is still under investigation. This independence of frequency to junction width probably rules out long junction modes such as zero-field steps and Fiske modes. 7, 14, 17, 18 The large relative dielectric con- Junctions in both layers and at both widths showed similar linear I C -T dependence. The critical currents of the Y2 junctions are a factor of 4-6 lower than those of the Y1 junctions directly below them even though the width and thickness of each junction in a stacked pair are the same. A similar reduction in I C was observed in bicrystal grain boundary junctions grown on buffer layers. 19 The reduction in I C is accompanied by a corresponding increase in R N , so the resulting I C R N products are much more similar than either I C or R N alone. At this point, it is not clear whether the lower I C in the Y2 layer is caused by differences in the grain boundaries in the two layers or by a difference observed in the Y2 film quality. We measured a multilayer film grown on a STO substrate ͑without a bicrystal boundary͒ under the same conditions as our junction samples and patterned it with same process. The critical current density J C of the second YBCO layer was several times lower than that of the first YBCO layer. We have since determined that by changing the deposition conditions we can reduce the difference in J C to less than a factor of 2.
We have also observed interactions between junctions in a stack. In this experiment, the junction in Y1 is biased at a fixed current above I C , and the Y2 junction is swept; Shapiro steps are evident in the I -V characteristic of the swept junction at the voltage of the Y1 junction. This is presumably due to capacitive coupling of the Josephson oscillations through the STO. Steps were seen up to 2.8 mV at 20 K and to 0.5 mV at 77 K. This observation implies that the physical proximity of the two junctions in each stack can lead to complex and potentially useful device behavior. A more detailed study of this effect is underway and will be reported elsewhere. This type of sample has allowed us to fabricate compact, very low inductance dc SQUID interferometers.
In conclusion, we report what we believe is the first successful fabrication and testing of bicrystal grain boundary junctions stacked one above the other. Junctions in both layers behave similarly to those reported for grain boundary junctions in a more conventional geometry. The two layers have different I C and R N values ͑comparing pairs of junctions in stack͒, but the I C R N product is approximately the same. The difference between Y1 and Y2 junctions therefore may be due to an effectively different cross-sectional area. This junction geometry and the fabrication process can be used to make novel and as-yet untested HTS device structures. 
